Digital IC Engineer_AirTouch(Shanghai) Intelligent Technology Co.,Ltd

All categories 



Company Profile

Core Competence

Partners

Recruitment

Your Location:Home

>

Technology Department

>

Digital IC Engineer

Resume delivery mailbox

Email Address：hr@airtouching.com

455

Mail Delivery Subject

For the subject of the email, please note your name + application position + intended work location

please try again.

Professional title:Digital IC Engineer

Number of views:

Time of issue: 2024-05-12 17:25:00

Wages: Face to face

Number of views:

Description:Shanghai

Location of work: Shanghai - Shanghai - Huangpu District
Department:Technology Department
level：1
Nature of work:Full time
Age limitation for work:1-3 years
Educational background:Regular college
Gender:No limit
Time of issue: 2024-05-12 17:25:00

Description:Shanghai

Description of position:

Responsibilities:

1. Assist in completing the definition of digital products and writing digital design requirements documents

2. Responsible for the design and verification of digital modules, and deliver design and verification reports with high test coverage

3. Responsible for the integration and verification of the SoC system, and develop test cases in C/C++/Verilog/SystemVerilog language

4. Responsible for the design and verification of digital low-power solutions

5. Responsible for FPGA platform construction and verification, joint debugging of digital design and its surrounding analog/RF circuits

6. Responsible for the construction of digital flow environment and netlist delivery, complete fm/pt verification, and ptpx power consumption analysis

7. Responsible for the post-imitation of the digital netlist

Expected skills:

Uniformly recruit a university degree or above, major in computer, electronics, software engineering, communications, electrical automation and other related majors;

1.2 years and above ASIC deisgn & Verification work experience;

2. Proficient in Verilog, familiar with VHDL;

3. Proficient in SystemVerilog, familiar with UVM verification framework;

4. Familiar with the digital low-power design process of upf/cpf;

5. Proficiency in Spyglass;

6. Familiar with various scripting languages, such as vim/xml/shell/perl/makefile/etc.;

7. Familiar with ASIC flow process, such as dc/fm/pt/ptpx, master related tcl scripts;

8. Experience in FPGA design is better;

9. Familiar with Xilinx FPGA development platform, such as ISE/Vivado/CHIP-SCOPE/etc.

Apply

Keyword:

Scan the QR code to read on your phone

Fill In The Application Information

please try again.